期刊論文

編號	著作名稱
1	CC. Wang, CL. Chen, RC. Kuo, HY. Tseng, JW. Liu, CY. Juan, "On-chip process and temperature monitor for self-adjusting slew rate control of 2xVDD output buffers," IEEE Trans. on Circuits & Systems - I : Regular Papers, 12467, Sep. 2012.
2	CC. Wang, CL. Chen, HY. Tseng, HH. Hou, CY. Juan, "A 800 Mbps and 12.37 ps jitter bidirectional mixed-voltage I/O buffer with dual-path gate-tracking circuit,," IEEE Trans. on Circuits & Systems - I : Regular Papers, 11894, May 2012.
3	SH. Yang, and CC. Wang, "Feed-forward output swing prediction AGC design with parallel-detect singular-store peak detector," <i>Microelectronics Journal</i> , Vol. 43, No. 4, pp. 250-256, Apr. 2012.
4	SH. Yang, and CC. Wang, "A low power 48-dB/stage linear-in-dB variable gain amplifier for direct-conversion receivers," <i>Microelectronics Journal</i> , Vol. 43, No. 4, pp. 274-279, Apr. 2012.
5	IY. Huang, MC. Lee, CH. Hsu, CC. Wang, "Development of a flexural plate-wave (FPW) Immunoglobulin-E (IgE) allergy bio-sensing microsystem," Sensors & Actuators: B. Chemical, Vol. 162, pp. 184-193, Mar. 2012.
6	CC. Wang, CH. Hsu, SC. Liao, and YC. Liu, "A wide voltage range digital I/O design using gated floating N-well circuit," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 8, pp. 1481-1485, Aug. 2011.
7	CC. Wang, RC. Kuo, and TH. Tsai, "A high precision low dropout regulator with nested feedback loops," <i>Microelectronics Journal</i> , Vol. 42, No. 7, pp. 966-971, Jul. 2011.
8	CH. Hsu, SB. Tseng, YJ. Hsieh, and CC. Wang, "One-time implantable spinal cord stimulation system prototype," IEEE Trans. on Biomedical Circuits and Systems, TBCAS-2010-Dec-0119-Reg.R1, May 2011.
9	CC. Wang, CL. Chen, GN. Sung, and CL. Wang, "A high-ffficiency DC-DC buck converter for sub-2xVDD power supply," <i>Microelectronics Journal</i> , Vol. 42, No. 5, pp. 709-717, May 2011.

10	CC. Wang, CH. Hsu, GN. Sung, and YC. Lu, "A signed array multiplier with bypassing logic," J. of Signal Processing Systems, DOI: 10.1007/s11265-010-0558-6 Online, VLSI1149, Oct. 2010.
11	CC. Wang, GN. Sung, MK. Chang, and YY. Shen, "Energy-efficient double-edge triggered flip-flop," <i>J. of Signal Processing Systems</i> , Vol. 61, No. 3, pp. 347-352, Sep. 2010.
12	GN. Sung, SC. Liao, GN. Sung, JM. Huang, YC. Lu, and CC. Wang, "All digital frequency synthesizer using a flying adder," IEEE Trans. on Circuits & Systems - II : Brief Papers, Vol. 57, No. 8, pp. 597-601, Aug. 2010.
13	CC. Wang, RC. Kuo, JW. Liu, "0.9 V to 5 V bidirectional mixed-voltage I/O buffer with an ESD protection output stage," IEEE Trans. on Circuits & Systems - II : Brief Papers, Vol. 57, No. 8, pp. 612-616, Aug. 2010.
14	CC. Wang, CH. Hsu, and YC. Liu, "A 1/2 X VDD to 3 X VDD bidirectional I/O buffer with a dynamic gate bias generator," IEEE Trans. on Circuits & Systems - I : Regular Paper, Vol. 57, No. 7, pp. 1642-1653, Jul. 2010.
15	S. Ozeri, D. Shmilovitz, S. Singer, and CC. Wang, "Ultrasonic transcutaneous energy transfer using a continuous wave 650 kHz Gaussian shaded transmitter," <i>Ultrasonics</i> , Vol. 50, No. 7, pp. 666-674, Jun. 2010.
16	CC. Wang, CC. Huang, and U. F. Chio, "A linear LDO regulator with modified NMCF frequency compensation independent of off-chip capacitor and ESR," <i>Analog Integrated Circuits and Signal Processing</i> , Vol. 63, No. 2, pp. 239-244, May 2010.
17	CC. Wang, CH. Hsu, CC. Lee, and JM. Huang, "A ROM-less DDFS based on a parabolic polynomial interpolation method with an offset," <i>J. of Signal Processing Systems, DOI: 10.1007/s11265-010-0498-1 Online</i> ,VLSI777R1, May 2010.
18	CC. Wang, CL. Lin, RC. Kuo, and D. Shmilovitz, "Self-sampled all-MOS ASK demodulator for lower ISM band applications," IEEE Trans. on Circuits & Systems - II : Brief Papers, Vol. 57, No. 4, pp. 265-269, Apr. 2010.
19	CC. Wang, GN. Sung, JM. Huang, LH. Lee, and CP. Li, "A Low-power 2.45 GHz WPAN modulator/demodulator," <i>Microelectronics Journal</i> , Vol. 41, No. 2-3, pp. 150-154, Feb. 2010.

CC. Huang, TJ. Lee, WC. Chang, and CC. Wang, "1/3 VDD to 3/2 VDD wide-range I/O buffer using 0.35-um 3.3-V CMOS technology," IEEE Trans. on Circuits & Systems - II : Brief Papers, Vol. 57, No. 2, pp. 126-130, Feb. 2010.
CC. Wang, GN. Sung, PC. Chen, and CL. Wey, "A transceiver frontend for electronic control units in FlexRay-based automotive communication systems," <i>IEEE Trans. on Circuits & Systems - I : Regular Paper</i> , Vol. 57, No. 2, pp. 460-470, Feb. 2010.
CC. Wang, CH. Hsu, CC. Huang, and JH. Wu, "A self-disabled sensing technique for content-addressable memories," IEEE Trans. on Circuits & Systems - II : Brief Papers, Vol. 57, No. 1, pp. 31-35, Jan. 2010.
CC. Wang, and GN. Sung, "Low-power multiplier design using a bypassing technique," <i>J. of Signal Processing Systems</i> , Vol. 57, No. 3, pp. 331-338, Dec. 2009.
CC. Huang, GL. Jhuang, and CC. Wang, "A high-SFDR direct digital frequency synthesizer with embedded error-compensation CMOS OTP ROM for wireless receivers," <i>Microwave and Optical Technology Letters</i> , Vol. 51, No. 7, pp. 1695-1699, Jul. 2009.
TJ. Lee, TY. Chang, and CC. Wang, "Wide-range 5.0/3.3/1.8 V I/O buffer using 0.35-um 3.3-V CMOS technology," IEEE Trans. on Circuits & Systems - I : Regular Papers, Vol. 56, No. 4, pp. 763-772, Apr. 2009.
CC. Wang, CH. Hsu, CC. Huang, TJ. Lee, CC. Hung, YH. Hsueh, and R. Hu, "High-PSR sync separator for TV signals," Analog Integrated Circuits and Signal Processing, Vol. 61, No. 3, pp. 279-286, Mar. 2009.
SH. Wang, CP. Li, CT. Yu, JM. Huang, and CC. Wang, "Baseband receiver design for the MBOA ultra wideband wireless personal area networks," <i>IEICE Trans. on Commun.</i> E92-B,01, pp. 143-149, Jan. 2009.
CC. Wang, GN. Sung, CC. Huang, CL. Lee, TH. Chen, WJ. Lin, and R. Hu, "1.7-ns access time SRAM using variable bulk bias wordline-controlled transistors," <i>Journal of Circuits, Systems, and Computers (JCSC)</i> , Vol. 17, No. 5, pp. 943-956, Nov. 2008.
JM. Huang, CC. Wang, and YJ. Chiu, "A CMOS opto-electronic single chip using the hybrid scheme for optical receivers," <i>Microwave and Optical Technology Letters</i> , Vol. 50, No. 9, pp. 2430-2434, Sep. 2008.

 Signal Processing Systems, (accepted, paper no. #VLS/148R1, July 2007), Vol. 52, No. 2, pp. 127-135, Aug. 2008. CC. Wang, CC. Huang, CL. Lee, LP. Lin, and YL. Tseng, "70 dB dynamic range CMOS wideband digital variable gain amplifier for AGC in DVB-T/H receivers," Journal of Circuits Systems and Signal Processing, (accepted, paper no. CSSP 70214, Aug. 2007), Vol. 27, No. 3, pp. 367-379, Jun. 2008. CC. Wang, CC. Huang, JM. Huang, CY. Chang. And CP. Li, "ZigBee 868/915 MHz modulator/demodulator for wireless personal area network <i>IEEE Trans. on Very Large Scale Integration (VLSI) Systems, (accepted, paper no. TVLSI-00223-2007,R3, Sep. 2007)</i>, Vol. 16, No. 7, pp. 936-93; Jun. 2008. CC. Wang, CC. Huang, CL. Lee, and TW. Cheng, "A low power high-speed 8-bit pipelining CLA design using dual threshold voltage domino logi <i>IEEE Trans. on Very Large Scale Integration (VLSI) Systems, (accepted, paper no. TVLSI-00281-2006,R2, June 2007)</i>, Vol. 16, No. 5, pp. 594-598, May 2008. TJ. Lee, CL. Lee, YJ. Chiu, CC. Huang, and CC. Wang, "All-MOS ASK demodulator for low-frequency applications," <i>IEEE Trans. on Circuits & Systems, Part II : EXPRESS BRIEFS (TCAS-II)</i>, Vol. 55, No. 5, pp. 474-478, May 2008. CC. Wang, CC. Huang, and SL. Tseng, "A low-power ADPLL using feedback DCO quaterly disabled in time domain," <i>Microelectronics Journal</i>, V 39, No. 5, pp. 832-840, May 2008. CC. Wang, CC. Huang, JS. Liou, YJ. Ciou, IY. Huang, CP. Li, YC. Lee, and WJ. Wu, "A mini-invasive long-term bladder urine pressure measurement ASIC and system," <i>IEEE Trans. on Biomedical Circuits and Systems</i>, Vol. 2, No. 1, pp. 44-49, Mar. 2008. TJ. Lee, and CC. Wang, "A PLL with 30% jitter reduction using separate regulators," <i>Inter. J. of VLSI Design</i>, Vol. 2008, pp. 1-8, Jan. 2008. CC. Wang, TJ. Lee, U. F. Choi, YT. Hsiao, and JJ. J. Chen. "A 570-kbps ASK demodulator wit		
 DVB-T/H receivers," <i>Journal of Circuits Systems and Signal Processing, (accepted, paper no. CSSP 70214, Aug. 2007)</i>, Vol. 27, No. 3, pp. 367-379, Jun. 2008. CC. Wang, CC. Huang, JM. Huang, CY. Chang. And CP. Li, "ZigBee 868/915 MHz modulator/demodulator for wireless personal area network <i>IEEE Trans. on Very Large Scale Integration (VLSI) Systems, (accepted, paper no. TVLSI-00223-2007.R3, Sep. 2007)</i>, Vol. 16, No. 7, pp. 936-93, Jun. 2008. CC. Wang, CC. Huang, CL. Lee, and TW. Cheng, "A low power high-speed 8-bit pipelining CLA design using dual threshold voltage domino logi <i>IEEE Trans. on Very Large Scale Integration (VLSI) Systems, (accepted, paper no. TVLSI-00081-2006.R2, June 2007)</i>, Vol. 16, No. 5, pp. 594-598, May 2008. TJ. Lee, CL. Lee, YJ. Chiu, CC. Huang, and CC. Wang, "All-MOS ASK demodulator for low-frequency applications," <i>IEEE Trans. on Circuits & Systems, Part II : EXPRESS BRIEFS (TCAS-II)</i>, Vol. 55, No. 5, pp. 474-478, May 2008. CC. Wang, CC. Huang, and SL. Tseng, "A low-power ADPLL using feedback DCO quaterly disabled in time domain," <i>Microelectronics Journal</i>, V 39, No. 5, pp. 832-840, May 2008. CC. Wang, CC. Huang, JS. Liou, YJ. Ciou, IY. Huang, CP. Li, YC. Lee, and WJ. Wu, "A mini-invasive long-term bladder urine pressure measurement ASIC and system," <i>IEEE Trans. on Biomedical Circuits and Systems</i>, Vol. 2, No. 1, pp. 44-49, Mar. 2008. TJ. Lee, and CC. Wang, "A PLL with 30% jitter reduction using separate regulators," <i>Inter. J. of VLSI Design</i>, Vol. 2008, pp. 1-8, Jan. 2008. CC. Wang, TJ. Lee, U. F. Choi, YT. Hsiao, and JJ. Chen, "A 570-kbps ASK demodulator without external capacitors for low-frequency wirelege CC. Wang, TJ. Lee, U. F. Choi, YT. Hsiao, and JJ. Chen, "A 570-kbps ASK demodulator without external capacitors for low-frequency wirelege Stresmastres and the sternal capacitors for low-frequency wirelege St	30	
 <i>IEEE Trans. on Very Large Scale Integration (VLSI) Systems, (accepted, paper no. TVLSI-00223-2007.R3, Sep. 2007)</i>, Vol. 16, No. 7, pp. 936-93, Jun. 2008. CC. Wang, CC. Huang, CL. Lee, and TW. Cheng, "A low power high-speed 8-bit pipelining CLA design using dual threshold voltage domino login <i>IEEE Trans. on Very Large Scale Integration (VLSI) Systems, (accepted, paper no. TVLSI-00081-2006.R2, June 2007)</i>, Vol. 16, No. 5, pp. 594-598, May 2008. TJ. Lee, CL. Lee, YJ. Chiu, CC. Huang, and CC. Wang, "All-MOS ASK demodulator for low-frequency applications," <i>IEEE Trans. on Circuits of Systems, Part II : EXPRESS BRIEFS (TCAS-III)</i>, Vol. 55, No. 5, pp. 474-478, May 2008. CC. Wang, CC. Huang, and SL. Tseng, "A low-power ADPLL using feedback DCO quaterly disabled in time domain," <i>Microelectronics Journal</i>, V 39, No. 5, pp. 832-840, May 2008. CC. Wang, CC. Huang, JS. Liou, YJ. Ciou, IY. Huang, CP. Li, YC. Lee, and WJ. Wu, "A mini-invasive long-term bladder urine pressure measurement ASIC and system," <i>IEEE Trans. on Biomedical Circuits and Systems</i>, Vol. 2, No. 1, pp. 44-49, Mar. 2008. TJ. Lee, and CC. Wang, "A PLL with 30% jitter reduction using separate regulators," <i>Inter. J. of VLSI Design</i>, Vol. 2008, pp. 1-8, Jan. 2008. CC. Wang, TJ. Lee, U. F. Choi, YT. Hsiao, and JJ. J. Chen, "A 570-kbps ASK demodulator without external capacitors for low-frequency wirele 	31	DVB-T/H receivers," Journal of Circuits Systems and Signal Processing, (accepted, paper no. CSSP 70214, Aug. 2007), Vol. 27, No. 3, pp.
 <i>IEEE Trans. on Very Large Scale Integration (VLSI) Systems, (accepted, paper no. TVLSI-00081-2006.R2, June 2007)</i>, Vol. 16, No. 5, pp. 594-598, May 2008. TJ. Lee, CL. Lee, YJ. Chiu, CC. Huang, and CC. Wang, "All-MOS ASK demodulator for low-frequency applications," <i>IEEE Trans. on Circuits & Systems, Part II : EXPRESS BRIEFS (TCAS-II)</i>, Vol. 55, No. 5, pp. 474-478, May 2008. CC. Wang, CC. Huang, and SL. Tseng, "A low-power ADPLL using feedback DCO quaterly disabled in time domain," <i>Microelectronics Journal</i>, V 39, No. 5, pp. 832-840, May 2008. CC. Wang, CC. Huang, JS. Liou, YJ. Ciou, IY. Huang, CP. Li, YC. Lee, and WJ. Wu, "A mini-invasive long-term bladder urine pressure measurement ASIC and system," <i>IEEE Trans. on Biomedical Circuits and Systems</i>, Vol. 2, No. 1, pp. 44-49, Mar. 2008. TJ. Lee, and CC. Wang, "A PLL with 30% jitter reduction using separate regulators," <i>Inter. J. of VLSI Design</i>, Vol. 2008, pp. 1-8, Jan. 2008. CC. Wang, TJ. Lee, U. F. Choi, YT. Hsiao, and JJ. J. Chen, "A 570-kbps ASK demodulator without external capacitors for low-frequency wirele 	32	CC. Wang, CC. Huang, JM. Huang, CY. Chang. And CP. Li, "ZigBee 868/915 MHz modulator/demodulator for wireless personal area network," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, (accepted, paper no. TVLSI-00223-2007.R3, Sep. 2007), Vol. 16, No. 7, pp. 936-939, Jun. 2008.
 Systems, Part II : EXPRESS BRIEFS (TCAS-II), Vol. 55, No. 5, pp. 474-478, May 2008. CC. Wang, CC. Huang, and SL. Tseng, "A low-power ADPLL using feedback DCO quaterly disabled in time domain," <i>Microelectronics Journal</i>, V 39, No. 5, pp. 832-840, May 2008. CC. Wang, CC. Huang, JS. Liou, YJ. Ciou, IY. Huang, CP. Li, YC. Lee, and WJ. Wu, "A mini-invasive long-term bladder urine pressure measurement ASIC and system," <i>IEEE Trans. on Biomedical Circuits and Systems</i>, Vol. 2, No. 1, pp. 44-49, Mar. 2008. TJ. Lee, and CC. Wang, "A PLL with 30% jitter reduction using separate regulators," <i>Inter. J. of VLSI Design</i>, Vol. 2008, pp. 1-8, Jan. 2008. CC. Wang, TJ. Lee, U. F. Choi, YT. Hsiao, and JJ. J. Chen, "A 570-kbps ASK demodulator without external capacitors for low-frequency wirele 	33	
 ³⁵ 39, No. 5, pp. 832-840, May 2008. ³⁶ CC. Wang, CC. Huang, JS. Liou, YJ. Ciou, IY. Huang, CP. Li, YC. Lee, and WJ. Wu, "A mini-invasive long-term bladder urine pressure measurement ASIC and system," <i>IEEE Trans. on Biomedical Circuits and Systems</i>, Vol. 2, No. 1, pp. 44-49, Mar. 2008. ³⁷ TJ. Lee, and CC. Wang, "A PLL with 30% jitter reduction using separate regulators," <i>Inter. J. of VLSI Design</i>, Vol. 2008, pp. 1-8, Jan. 2008. ³⁸ CC. Wang, TJ. Lee, U. F. Choi, YT. Hsiao, and JJ. J. Chen, "A 570-kbps ASK demodulator without external capacitors for low-frequency wirele 	34	TJ. Lee, CL. Lee, YJ. Chiu, CC. Huang, and CC. Wang, "All-MOS ASK demodulator for low-frequency applications," <i>IEEE Trans. on Circuits</i> & <i>Systems, Part II : EXPRESS BRIEFS (TCAS-II)</i> , Vol. 55, No. 5, pp. 474-478, May 2008.
 measurement ASIC and system," <i>IEEE Trans. on Biomedical Circuits and Systems</i>, Vol. 2, No. 1, pp. 44-49, Mar. 2008. TJ. Lee, and CC. Wang, "A PLL with 30% jitter reduction using separate regulators," <i>Inter. J. of VLSI Design</i>, Vol. 2008, pp. 1-8, Jan. 2008. CC. Wang, TJ. Lee, U. F. Choi, YT. Hsiao, and JJ. J. Chen, "A 570-kbps ASK demodulator without external capacitors for low-frequency wirele 	35	CC. Wang, CC. Huang, and SL. Tseng, "A low-power ADPLL using feedback DCO quaterly disabled in time domain," <i>Microelectronics Journal</i> , Vol. 39, No. 5, pp. 832-840, May 2008.
CC. Wang, TJ. Lee, U. F. Choi, YT. Hsiao, and JJ. J. Chen, "A 570-kbps ASK demodulator without external capacitors for low-frequency wirele	36	
38	37	TJ. Lee, and CC. Wang, "A PLL with 30% jitter reduction using separate regulators," Inter. J. of VLSI Design, Vol. 2008, pp. 1-8, Jan. 2008.
	38	CC. Wang, TJ. Lee, U. F. Choi, YT. Hsiao, and JJ. J. Chen, "A 570-kbps ASK demodulator without external capacitors for low-frequency wireless bio-implants," <i>Microelectronics Journal</i> , Vol. 39, No. 1, pp. 130-136, Jan. 2008.

39	CC. Wang, CC. Huang, CL. Lee, CC. Hung, and LP. Lin, "A single-chip CMOS IF-band converter design for DVB-T receivers," <i>Microelectronics Journal</i> , Vol. 39, No. 1, pp. 117-129, Jan. 2008.
40	YT. Li, CH. Lin, CC. Wang, JJ. J. Chen, "Development of an implantable wireless biomicrosystem with impedance spectroscopy measurement and nerve stimulation functions," <i>International Journal of Electrical Engineering</i> , Vol. 15, No. 3, pp. 169-178, Jan. 2008.
41	CC. Wang, GN. Sung, JM. Huang, and LP. Lin, "An 80 MHz PLL with 72.7-ps peak-to-peak jitter," <i>Microelectronics Journal</i> , Vol. 38, pp. 716-721, Jun. 2007.
42	CC. Wang, CL. Lee, WJ. Lin, "A 4-Kb low power SRAM design with negative word-line scheme," IEEE Trans. on Circuits and Systems - I: Fundamental Theory and Applications, Vol. 54, No. 5, pp. 1069-1076, May 2007.
43	CC. Wang, TJ. Lee, CC. Li, and R. Hu, "Voltage-to-frequency converter with high sensitivity using all-MOS voltage window comparator," <i>Microelectronics Journal</i> , Vol. 38, No. 2, pp. 197-202, Feb. 2007.
44	SH. Wang, CP. Li, and CC. Wang, "An interference cancellation scheme for carrier frequency offsets compensation in the uplink of OFDMA systems," Inter. J. of Electrical Engineering, (accepted, paper no. R2_NTC-07-095, July 2007), Jan. 2007.
45	CC. Wang, CL. Lee, CY. Hsiao, and JF. Huang, "Clock-and-data recovery design for LVDS transceiver used in LCD panels," <i>IEEE Trans. on Circuits and Systems - II</i> , Vol. 53, No. 11, pp. 1318-1322, Nov. 2006.
46	CC. Wang, JM. Huang, YL. Tseng, WJ. Lin, and R. Hu, "Phase-adjustable pipelining ROM-less direct digital frequency synthesizer with a 41.66 MHz Output Frequency," IEEE Trans. on Circuits and Systems - II, Vol. 53, No. 10, pp. 1143-1147, Oct. 2006.
47	CC. Wang, TJ. Lee, CC. Li, and R. Hu, "An all-MOS high linearity voltage-to-frequency converter chip with 520 KHz/V sensitivity," <i>IEEE Trans. on Circuits and Systems - II</i> , Vol. 35, No. 8, pp. 744-747, Aug. 2006.
48	CC. Wang, TJ. Lee, H. K. Lo, SP. Lin, and R. Hu, "High-Sensitivity and High-Mobility Compact DVB-T Receiver for In-Car Entertainment," <i>IEEE Trans. on Consumer Electronics</i> , Vol. 52, No. 1, pp. 21-25, Feb. 2006.

49	CC. Wang, TJ. Lee, YT. Hsiao, U. F. Chio, CC. Huang, JJ. J. Chen, and YH. Hsueh, "A multi-parameter implantable micro-stimulator SOC," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Vol. 13, No. 12, pp. 1399-1402, Dec. 2005.
50	CC. Wang, CL. Lee, YL. Tseng, CS. Chen, and R. Hu, "Low-power small-area digital I/O cell," IEEE Trans. on Circuits and Systems - II, Vol. 52, No. 8, pp. 508-511, Aug. 2005.
51	CC. Wang, JM. Huang, HC. Cheng, and R. Hu, "Switched-current 3-bit CMOS 4.0 MHz wideband random signal generator," IEEE J. of Solid-State Circuits, Vol. 40, No. 6, pp. 1360-1365, Jun. 2005.
52	CC. Wang, CL. Lee, and MK. Chang, "Low-cost video decoder with 2D2L comb filter for NTSC digital TVs," IEEE Trans. on Consumer Electronics, Vol. 51, No. 2, pp. 694-698, May 2005.
53	CC. Wang, YL. Tseng, and CC. Chiu, "A temperature-insensitive self-recharging circuitry used in DRAMs," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, Vol. 13, No. 3, pp. 405-408, Mar. 2005.
54	CK. Liang, JJ. J. Chen, CL. Chung, CL. Cheng and CC. Wang, "An implantable bi-directional wireless transmission system for transcutaneous biological signal recording," <i>Physiological Measurement</i> , Vol. 26, No. 1, pp. 83-97, Feb. 2005.
55	CC. Wang, JM. Huang, and HC. Cheng, "A 2K/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers," <i>IEEE Trans. on Consumer Electronics</i> , Vol. 51, No. 1, pp. 28-32, Feb. 2005.
56	Y. T. Li, JJ. Jason Chen, C. H. Chang, CC. Wang, and C. K. Liang, "Development of wireless biomicrosystem for measuring electrode-tissue impedance," <i>Journal of Medical and Biological Engineering</i> , Vol. 25, No. 3, pp. 99-105, Jan. 2005.
57	CC. Wang, YL. Tseng, HC. She, and R. Hu, "A 1.2 GHz programmable DLL-based frequency multiplier for wireless applications," <i>IEEE Trans. on Very Large Scale Integration (VLSI) Systems</i> , Vol. 12, No. 12, pp. 1377-1381, Dec. 2004.
58	CC. Wang, TJ. Lee, YH. Hsueh, YT. Hsiao, and U F. Chio, "Baseband design of a wireless transceiver for implantable neural interface," International Journal of Chinese Institute of Electrical Engineering, Vol. 11, No. 4, pp. 355-360, Nov. 2004.

59	CC. Wang, YL. Tseng, HC. She, CC. Li, and R. Hu, "A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula," <i>IEEE Trans. on Very Large Scale Integration (VLSI) Systems</i> , Vol. 12, No. 9, pp. 895-900, Sep. 2004.
60	CC. Wang, YL. Tseng, HY. Leo, and R. Hu, "A 4-Kb 500-MHz 4-T CMOS SRAM using low-VTHN bitline drivers and high-VTHP latches," <i>IEEE Trans. on Very Large Scale Integration (VLSI) Systems</i> , Vol. 12, No. 9, pp. 901-908, Sep. 2004.
61	CC. Wang, PM. Lee, and KL. Chen, "An SRAM Design Using Dual Threshold Voltage Transistors and Low-Power Quenchers," <i>IEEE J. of Solid-State Circuits</i> , Vol. 38, No. 10, pp. 1712-1720, Oct. 2003.
62	CC. Wang, YL. Tseng, PM. Lee, RC. Lee, and CJ. Huang, "A 1.25 GHz 32-bit tree-structured carry lookahead adder using modified ANT logic," IEEE Trans. on Circuits and Systems - I: Fundamental Theory and Applications, Vol. 50, No. 9, pp. 1208-1216, Sep. 2003.
63	CC. Wang, PM. Lee, CF. Wu, and HL. Wu, "High fan-in dynamic CMOS comparators with low transistor count," <i>IEEE Trans. on Circuits and Systems - I: Fundamental Theory and Applications</i> , Vol. 50, No. 9, pp. 1216-1220, Sep. 2003.
64	CC. Wang, YH. Hsueh, and YP. Chen, "An area-saving decoder structure for ROMs," <i>IEEE Trans. on Very Large Scale Integration (VLSI) Systems</i> , Vol. 11, No. 4, pp. 581-589, Aug. 2003.
65	CC. Wang, PM. Lee, JJ. Wang, and CJ. Huang, "Design of a cycle-efficient 64-b/32-b integer divisor using a table-sharing algorithm," <i>IEEE Trans.</i> on Very Large Scale Integration (VLSI) Systems, Vol. 11, No. 4, pp. 737-740, Aug. 2003.
66	CC. Wang, YH. Hsueh, and CJ. Huang, "A fast bipolar-valued inner product processor chip for associative memory networks," <i>IEEE Trans. on Circuits and Systems - I: Fundamental Theory and Applications</i> , Vol. 50, No. 7, pp. 958-961, Jul. 2003.
67	CC. Wang, YH. Hseuh, CS. Chen, and JF. Huang, "A low-cost plasma display panel data dispatcher for image enhancement," <i>IEEE Trans. on Consumer Electronics</i> , Vol. 48, No. 4, pp. 997-1003, Nov. 2002.
68	CC. Wang, YH. Hsueh, YT. Chien, and YP. Chen, "Design of an inter-plane circuit for clocked PLAs," VLSI Design, Vol. 14, No. 4, pp. 373-381, Jun. 2002.

69	CC. Wang, PM. Lee, and CJ. Huang, "Improved Design of C2PL 3-2 compressors for Inner Product Processing," VLSI Design, Vol. 14, No. 4, pp. 383-388, Jun. 2002.
70	CC. Wang, YH. Hsueh, HL. Wu, and CF. Wu, "A fast dynamic 64-bit comparator with small transistor count," VLSI Design, Vol. 14, No. 4, pp. 389-395, Jun. 2002.
71	 CJ. Huang, CC. Wang, and CF. Wu, "Image processing techniques for wafer defect cluster identification," <i>IEEE Design and Test of Computer</i>, Vol. 19, No. 2, pp. 44-48, Apr. 2002.
72	CC. Wang, YH. Hsueh, and SK. Huang, "An embedded low transistor count 8-bit analog-to-digital converter using a binary searching method," <i>VLSI Design</i> , Vol. 14, No. 2, pp. 193-202, Mar. 2002.
73	CC. Wang, HL. Wu, and RC. Lee, "Man-machine interface modules for wireless ARM-based handsets (1/3)," <i>Engineering, Science, and Technology Bulletin</i> , Vol. 58, pp. 156-161, Oct. 2001.
74	CC. Wang, CF. Tsai, and YT. Chien, "Pattern recognition by high-capacity polynomial bidirectional hetero-associative network," <i>Journal of Information Science and Engineering</i> , Vol. 17, No. 2, pp. 313-324, Mar. 2001.
75	CJ. Huang, W. K. Lai, CC. Wang, YJ. Jin, and H. W. Chen, "A ratioed channel assignment scheme for initial and handoff calls in mobile cellular systems," <i>Computer Communications</i> , Vol. 24, No. 3-4, pp. 308-318, Feb. 2001.
76	CC. Wang, CJ. Huang, and PM. Lee, "Design and analysis of digital ratioed compressors for inner product processing," VLSI Design, Vol. 11, No. 4, pp. 353-361, Dec. 2000.
77	 CC. Wang, CJ. Huang, and IY. Chang, "Design and analysis of Radix-8/4/2 64b/32b integer divider using COMPASS Cell library," VLSI Design, Vol. 11, No. 4, pp. 331-338, Dec. 2000.
78	CC. Wang, CJ. Huang, and SM. Hwang, "A deterministic capacity-finding method for multi-valued exponential BAM," <i>IEEE Trans. on Systems, Man, and Cybernetics</i> , Vol. 30, No. 6, pp. 817-819, Nov. 2000.

79	CC. Wang, CJ. Huang, and YP. Chen, "Design of an inner-product processor for hardware realization of multi-valued exponential bidirectional associative memory," <i>IEEE Trans. of Circuits and Systems, Part II : Analog and Digital Signal Processing</i> , Vol. 47, No. 11, pp. 1271-1278, Nov. 2000.
80	CC. Wang, PM. Lee, YL. Tseng, and CF. Wu, "A low-cost quadrature decoder/counter interface integrated circuit for AC induction motor server control," <i>Inter. J. of Electronics</i> , Vol. 87, No. 9, pp. 1053-1063, Sep. 2000.
81	CC. Wang and CF. Tsai, "Analysis of practical expectation of the capacity of PBHC with fault tolerance," IEEE Trans. on Circuits and Systems - I: Fundamental Theory and Applications, Vol. 47, No. 8, pp. 1271-1275, Aug. 2000.
82	 CC. Wang, YT. Chien, and YP. Chen, "A practical load-optimized VCO design for low-jitter 5V 500 MHz digital phase-locked loop," VLSI Design, Vol. 11, No. 2, pp. 107-113, Jun. 2000.
83	CC. Wang, PM. Lee, and CJ. Huang, "Three alternative architecture of digital ratioed compressor design with application to inner produc processing," IEEE Proceedings - Computers and Digital Techniques, Vol. 147, No. 2, pp. 65-74, Mar. 2000.
84	CC. Wang, CJ. Huang, GC. Lin, and CF. Wu, "Cell-based implementation of Radix-4/2 64b dividend 32b divisor signed integer divider using the COMPASS cell library," IEEE Proceedings - Computers and Digital Techniques, Vol. 147, No. 2, pp. 109-115, Mar. 2000.
85	CC. Wang, CJ. Huang, and KC. Tsai, "A 1.0 GHz 0.6-µm 8-bit carry lookahead adder using PLA-styled all-N-transistor logic," <i>IEEE Trans. of Circuits and Systems, Part II : Analog and Digital Signal Processing</i> , Vol. 47, No. 2, pp. 133-135, Feb. 2000.
86	CC. Wang, CF. Wu, RT. Hwang, and CH. Kao, "Single-ended SRAM with high test coverage and short test time," IEEE J. of Solid-State Circuits, Vol. 35, No. 1, pp. 114-118, Jan. 2000.
87	CC. Wang, and CF. Tsai, "Fuzzy data processing using polynomial bidirectional hetero-associative network," <i>Information Sciences</i> , Vol. 125, No. 4, pp. 167-179, Jan. 2000.
88	CC. Wang and CF. Tsai, "Polynomial bidirectinal hetero-correlator," <i>Electronics Letters</i> , Vol. 35, No. 23, pp. 2039-2041, Nov. 1999.

89	CF. Tsai, and CC. Wang, "The study of an architecture of WWW software of multimedia computer assembly," <i>Bulletin of National Pingtung University</i> of Science and Technology, Vol. 8, No. 3, pp. 237-250, Sep. 1999.
90	CC. Wang, CF. Wu, SH. Chen, and CH. Kao, "In-sawing-lane multi-level BIST for known good dies of LCD drivers," <i>Electronics Letters</i> , Vol. 35, No. 8, pp. 1543-1544, Sep. 1999.
91	CC. Wang, CF. Wu, RT. Hwang, and CH. Kao, "A low-power high-speed dynamic PLA circuit configuration for single-clock CMOS," <i>IEEE Trans.</i> on Circuits and Systems, Part I: Fundamental Theory and Applications, Vol. 46, No. 7, pp. 857-861, Jul. 1999.
92	CF. Wu, CC. Wang, RT. Hwang, and CH. Kao, "Dynamic NOR-NOR PLA Design with IDDQ Testability," Inter. J. of Elctronics, Vol. 86, No. 1, pp. 79-85, Jan. 1999.
93	CC. Wang, CF. Wu, and KC. Tsai, "1 GHz 64-bit High-Speed Comparator Using ANT Dynamic Logic with Two-Phase Clocking," <i>IEEE Proceedings</i> - Computers and Digital Techniques, Vol. 145, No. 6, pp. 433-436, Nov. 1998.
94	CC. Wang, and HS. Don, "The majority theorem of centralized multiple BAMs netwroks," <i>Information Sciences</i> , Vol. 110, No. 3-4, pp. 179-193, Oct. 1998.
95	CC. Wang, CF. Tsai, and JP. Lee, "Analysis of radix searching of exponential bidirectional associative memory," <i>IEEE Proceedings - Computers and Digital Techniques</i> , Vol. 145, No. 4, pp. 279-285, Jul. 1998.
96	CC. Wang and CR. Tsai, "Data compression by the recursive algorithm of exponential bidirectional associative memory," <i>IEEE Trans. on System, Man, and Cybernetics, Part B: Cybernetics</i> , Vol. 28, No. 2, pp. 125-134, Apr. 1998.
97	CC. Wang and CL. Fan, "Digitial Design of Discrete Exponential Bidirectional Associative Memory," <i>Journal of VLSI Signal Processing</i> , Vol. 15, No. 3, pp. 247-257, Mar. 1997.
98	CC. Wang, "Practical capacity analysis and radix searching algothims of asymptotically stable exponential bidirectional associative memory," <i>Journal of Information Science and Engineering</i> , Vol. 12, No. 4, pp. 511-523, Dec. 1996.

99	CC. Wang and YL. Fan, "Low-power greedy state pair grouping algorithm and power reduction estimation for finite state machine," <i>The Proceedings</i> of the Nationa Science Council, Part A: Physical Science and Engineering, Vol. 20, No. 6, pp. 641-650, Nov. 1996.
100	CC. Wang, SM. Hwang, and JP. Lee, "Capacity analysis of the asymptotically stable multi-valued exponential bidirectional associative memory," <i>IEEE Trans. on System, Man, and Cybernetics, Part B: Cybernetics</i> , Vol. 26, No. 5, pp. 733-743, Oct. 1996.
101	CC. Wang and JP. Lee, "The decision making properties of discrete multiple exponential bidirectional associative memories," <i>IEEE Trans. on Neural Networks</i> , Vol. 6, No. 4, pp. 993-999, Jul. 1995.
102	CC. Wang and HS. Don, "An analysis of high-capacity discrete exponential BAM," <i>IEEE Trans. on Neural Networks</i> , Vol. 6, No. 2, pp. 492-496, Mar. 1995.
103	HS. Don and CC. Wang, "Belief combination by a potential model," <i>Journal of Engineering, Natioanl Chung Hsing University</i> , Vol. 6, No. 1, pp. 13-23, Jan. 1995.
104	CC. Wang and HS. Don, "A modified measure for fuzzy subsethood," Information Sciences, Vol. 79, No. 3-4, pp. 223-232, Jul. 1994.
105	CC. Wang and HS. Don, "A polar model for evidential reasoning," Information Sciences, Vol. 77, No. 3-4, pp. 195-226, Jan. 1994.
106	CC. Wang and HS. Don, "A robust continuous model for evidential reasoning," Journal of Intelligent & Robotic Systems, Vol. 9, pp. 1-25, Jan. 1994.
107	CC. Wang, HL. Wu, and CF., "," , Jan

會議論文

編號	著作名稱
1	TJ. Lee, D. Shmilovitz, YJ. Hsieh, CC. Wang, "Temperature and process compensated clock generator using feedback TPC Bias," 2012 Inter. Conf. on IC Design and Technology (2012 ICICDT), pp. G2. CD-ROM, May 2012.
2	SY. Chen, and CC. Wang, "Single-ended disturb-free 5T loadless SRAM cell using 90 nm CMOS process," 2012 Inter. Conf. on IC Design and Technology (2012 ICICDT), pp. C6(CD-ROM), May 2012.
3	CL. Chen, HY. Tseng, RC. Kuo, and CC. Wang, "On-chip MOS PVT variation monitor for slew rate self-adjusting 2×VDD output buffers," 2012 Inter. Conf. on IC Design and Technology (2012 ICICDT), pp. J1, CD-ROM, May 2012.
4	 CL. Chen, Y. Hu, W. Luo, CC. Wang, and CY. Juan, "A high voltage analog multiplexer with digital calibration for battery management systems," 012 Inter. Conf. on IC Design and Technology (2012 ICICDT), pp. K2, CD-ROM, May 2012.
5	CC. Wang, CH. Hsu, YD. Tsai, YC. Chen, MC. Lee, and IY. Huang, "A fast FPW-based protein concentration measurement system," 2012 IEEE Inter. Symp. on Circuits and Systems (ISCAS 2012), pp. 1289-2392, May 2012.
6	CL. Chen, SC. Lin, CC. Wang, CY. Juan, "A digital over-temperature protector for FlexRay systems," 2012 IEEE Inter. Symp. on Circuits and Systems (ISCAS 2012), pp. 1991-1994, May 2012.
7	SH. Yang, and CC. Wang, "Feed-forward output swing prediction AGC with parallel-detect singular-store peak detector," 2012 IEEE Inter. Symp. on Circuits and Systems (ISCAS 2012), pp. 2965-2968, May 2012.
8	CL. Chen, HY. Tseng, RC. Kuo, CC. Wang, "A slew rate self-adjusting 2×VDD output buffer with PVT compensation," 2012 Inter. Symp. on VLSI Design, Automation and Test (VLSI-DAT), pp. 58, Apr. 2012.
9	 GN. Sung, CM. Huang, and CC. Wang, "A PLC transceiver design of in-vehicle power line in FlexRay-based automotive communication systems," 2012 IEEE Inter. Conf. on Consumer Electronics (ICCE 2012), pp. 313-314, Jan. 2012.
10	CH. Hsu, YD. Tsai, YC. Chen, MC. Lee, IY. Huang, and CC. Wang, "A fast FPW allergy analyzer prototype for point of care (POC)," 2012 IEEE

	Inter. Conf. on Consumer Electronics (ICCE 2012), pp. 544-545, Jan. 2012.
11	CC. Wang, CL. Chen, JJ. Li, and CY. Juan, "Configurable active star Design for automobile FlexRay systems," 2012 IEEE Inter. Conf. on Consumer Electronics (ICCE 2012), pp. 305-306, Jan. 2012.
12	TJ. Lee, W. Lou, SH. Yang, MH. Shih, KC. Kuo, and CC. Wang, "2.45 GHz ZigBee receiver frontend for HAN with smart meter," 2011 Inter. Symp. on Integrated Circuits 2011 (ISIC 2011),ICA00111-00194, Sep. 2011.
13	TJ. Lee, WC. Hsiao, and CC. Wang, "20 MHz accurate peak detector for FPW allergy biosensor with digital calibration," 2011 Inter. Symp. on Integrated Circuits 2011 (ISIC 2011),ICA00111-00168, Sep. 2011.
14	CL. Chen, and CC. Wang, "A fast-locking clock and data recovery circuit with a lock detector loop," 2011 Inter. Symp. on Integrated Circuits 2011 (ISIC 2011),ICA00013-00166, Sep. 2011.
15	CH. Hsu, YC. Chen, and CC. Wang, "ROM-less DDFS using non-equal division parabolic polynomial interpolation method," 2011 Inter. Symp. on Integrated Circuits 2011 (ISIC 2011),ICA00013-00019, Sep. 2011.
16	RC. Kuo, HY. Tseng, JW. Liu, and CC. Wang, "On-chip process and temperature compensation and self-adjusting slew rate control for output buffer," 2011 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (2011 PrimeAsia),1044, Aug. 2011.
17	CH. Hsu, YR. Lin, YD. Tsai, YC. Chen, and CC. Wang, "A frequency-shift readout system for FPW allergy biosensor," 2011 Inter. Conf. on IC Design and Technology (2011 ICICDT), pp. 1-4, May 2011.
18	SH. Yang, and CC. Wang, "Domestic indirect feedback compensation of multiple-stage amplifiers for multiple-voltage level-converting amplification," 2011 Inter. Conf. on IC Design and Technology (2011 ICICDT), pp. 1-4, May 2011.
19	SH. Yang, JW. Liu, YH. Wu, DS. Wang, and CC. Wang, "A high voltage battery charger with smooth charge mode transition in BCD process," 2011 IEEE Inter. Symp. on Circuits and Systems (ISCAS'2011), pp. 813-816, May 2011.
20	CC. Wang, CL. Chen, TH. Yeh, Y. Hu, and GN. Sung, "A high speed transceiver front-end design with fault detection for FlexRay-based

	automotive communication systems," 2011 IEEE Inter. Symp. on Circuits and Systems (ISCAS'2011), pp. 434-437, May 2011.
21	CH. Hsu, SB. Tseng, YJ. Hsieh, and CC. Wang, "One-time Implantable SCS System," The 5th International Conference on Bioinformatics and Biomedical Engineering (iCBBE 2011),31661, Jan. 2011.
22	CC. Wang, CL. Lin, JJ. Li, and GN. Sung, "A low power wake up detector for ECU nodes in an automobile FlexRay system," 2011 Inter. Conf. on Consumer Electronics, pp. 525-526, Jan. 2011.
23	YR Lin, CH. Hsu, R. Rieger, and CC. Wang, "Low power RC5 cipher for ZigBee portable biomedical systems," 2011 Inter. Conf. on Consumer Electronics, pp. 625-626, Jan. 2011.
24	RC. Kuo, HH. Hou, and CC. Wang, "A PCI166-compatible 3xVDD-tolerant mixed-voltage I/O buffer," 2010 IEEE Asia Pacific Cond. on Circuits and Systems, pp. 320-323, Dec. 2010.
25	RC. Kuo, TH. Tsai, YJ. Hsieh, and CC. Wang, "A high precision low dropout regulator with nested feedback loops," 2010 IEEE Asia Pacific Cond. on Circuits and Systems, pp. 664-667, Dec. 2010.
26	CY. Li, CC. Wang, and R. Rieger, "On the capacitively coupled transmission channel for body area network application," 2010 IEEE Inter. Symp. on Next-Generation Electronics (2010 ISNE), pp. 5-8, Nov. 2010.
27	GN. Sung, CL. Wang, PC. Jui, and CC. Wang, "A high-efficiency DC-DC buck converter for sub-3xVDD power supply," 2010 IEEE Inter. Conf. on IC Design and Technology (ICICDT'2010), pp. 164-167, Jun. 2010.
28	CC. Wang, RC. Kuo, and JW. Liu, "450 MHz 1.0 V to 1.8 V bidirectional mixed-voltage I/O buffer using 90-nm process," 2010 IEEE Inter. Conf. on IC Design and Technology, pp. 55-58, Jun. 2010.
29	CC. Wang, SC. Liao, and YC. Liu, "A 125-MHz wide-Range mixed-voltage I/O buffer using gated floating N-well circuit," 2010 IEEE Inter. Symp. on Circuits and Systems (ISCAS'2010), pp. 3421-3424, May 2010.

30	CC. Wang, CC. Huang, YC. Liu, V. Pikov, and D. Shmilovitz, "A mini-invasive multi-function biomedical pressure measurement system ASIC," 2010 IEEE Inter. Symp. on Circuits and Systems (ISCAS'2010), pp. 2936-2939, May 2010.
31	CC. Wang, CH. Hsu, SB. Tseng, and D. Shmilovitz, "A one-time implantable wireless power bidirectional transmission spinal cord stimulation system," 2010 Inter. Symp. on VLSI Design, Automation and Test, pp. 288-291, Apr. 2010.
32	CC. Wang, CY. Yang, and CC. Huang, "Personal gateway design for portable medical devices used in body area networks," 2010 IEEE Inter. Conf. on Consumer Electronics (ICCE'2010),2-9, pp. 189-190, Jan. 2010.
33	GN. Sung, YC. Lu, and CC. Wang, "A power-aware signed 2-dimensional bypassing multiplier for video/image processing," 2010 IEEE Inter. Conf. on Consumer Electronics (ICCE'2010),11.2-4, pp. 511-512, Jan. 2010.
34	CC. Wang, JW. Liu, RC. Kuo, K. SM. Li, and SJ. Wang, "A 1.8 V to 3.3 V level-converting flip-flop design for multiple power supply systems," 2009 12th Inter. Symp. on Integrated Circuits (ISIC-2009), pp. 61-64, Dec. 2009.
35	CH. Hsu, CC. Huang, KS. Lim, WC. Hsiao, and CC. Wang, "A high performance current-balancing instrumentation amplifier for ECG monitoring systems," 2009 Inter. SOC Conf. (ISOCC'2009), pp. 83-86, Nov. 2009.
36	CC. Wang, CH. Hsu, and YC. Liu, "A 1/2 x VDD to 3 x VDD bidirectional I/O buffer using 0.18-um 1.8-V CMOS technology," 2009 The 20th VLSI Design/CAD Symposium, CR-ROM,9-1, pp. 70, Aug. 2009.
37	CH. Hsu, GN. Sung, TY. Yao, CY. Juan, YR. Lin, and CC. Wang, "Low-power 7.2 GHz complementary all-N-transistor logic using 90 nm CMOS technology," 2009 IEEE Inter. Symp. on Circuits & Systems (ISCAS'2009), pp. 389-392, May 2009.
38	S. Ozeri, D. Shmilovitz, and CC. Wang, "A drive circuit for piezoelectric devices with low harmonics content," 2009 IEEE Inter. Symp. on Circuits & Systems (ISCAS'2009), pp. 1093-1096, May 2009.
39	CC. Wang, JW. Liu, and RC. Kuo, "A 0.9 V to 5 V mixed-voltage I/O buffer using NMOS clamping technique," 2009 IEEE Inter. Conf. on IC Design and Technology (ICICDT'2009), pp. 29~32, May 2009.

CC. Wang, GN. Sung, CL. Wang, PC. Chen, MF. Luo, and HC. Hu, "Physical layer design for ECU nodes in FlexRay-based automotive communication systems," 2009 IEEE Inter. Conf. on Consumer Electronics (ICCE'2009), CD-ROM version, paper8.4-4, pp. 97, Jan. 2009.
CC. Wang, CH. Hsu, TY. Yao, and JM. Huang, "A ROM-less DDFS using a nonlinear DAC with an error compensation current array," 2008 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS'2008), pp. 1632-1635, Nov. 2008.
CC. Huang, CL. Chen, and CC. Wang, "R-less and C-less self-sampled ASK demodulator for lower ISM band applications," 2008 Inter. SoC Design Conference (ISOCC'2008), pp. 281-284, Nov. 2008.
CC. Huang, SF Yen, and CC. Wang, "A Li-ion battery charging design for biomedical implants," 2008 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS'2008), pp. 400-403, Nov. 2008.
GN. Sung, CY. Juan, and CC. Wang, "A 32-Bit carry lookahead adder design using complementary all-N-transistor logic," 2008 IEEE International Conference on Electronics, Circuits, and Systems (ICECS'2008), pp. 706-709, Aug. 2008.
JM. Huang, YC. Lu, and CC. Wang, "All digital frequency synthesizer using a flying adder," 2008 The 19th VLSI Design/CAD Symposium, CD-ROM version, P1-1, pp. 78, Aug. 2008.
CC. Huang, JH. Wu, and CC. Wang, "A self-disable sense technique with differential NAND cell for content-addressable memories," 2008 IEEE International Conference on Electronics, Circuits, and Systems (ICECS'2008), pp. 590-593, Aug. 2008.
TJ. Lee, WC. Chang, and CC. Wang, "Mixed-voltage I/O buffer design using 0.35 um CMOS technology," 2008 IEEE International Conference on Electronics, Circuits, and Systems (ICECS'2008), pp. 850-853, Aug. 2008.
TJ. Lee, RW. Liu, TH. Tsai, and CC. Wang, "0.9 V to 5.0 V mixed-voltage I/O buffer design using 0.18 um 1.8-V CMOS technology," 2008 The 19th VLSI Design/CAD Symposium, CD-ROM version, S14-6, pp. 58, Aug. 2008.
JM. Huang, CC. Lee, and CC. Wang, "A ROM-less direct digital frequency synthesizer based on 16-Segment parabolic polynomial interpolation," 2008 IEEE International Conference on Electronics, Circuits, and Systems (ICECS'2008), pp. 1018-1021, Aug. 2008.

50	GN. Sung, CL. Wang, and CC. Wang, "The bus guardian design of FlexRay automotive communication systems," 2008 The 19th VLSI Design/CAD Symposium, CD-ROM version, S17-3, pp. 67, Jun. 2008.
51	TH. Tsai, CL. Chen, CL. Lee, and CC. Wang, "Power-saving nano-scale DRAMs with an adaptive refreshing clock generator," 2008 IEEE Inter. Symp. on Circuits and Systems, pp. 612-615, May 2008.
52	GN. Sung, YJ. Ciou, and CC. Wang, "A power-aware 2-dimensional bypassing multiplier using cell-based design flow," 2008 IEEE Inter. Symp. on Circuits and Systems, pp. 3338-3341, May 2008.
53	CC. Wang, CC. Huang, JH. Wu, IY. Huang, CP. Li, YC. Lee, and WJ. Wu, "A mini-invasive multi-function bladder urine pressure measurement system," 2008 IEEE Inter. Symp. on Circuits and Systems, pp. 3174-3177, May 2008.
54	TJ. Lee, YC. Liu, and CC. Wang, "1.8 V to 5.0 V mixed-voltage-tolerant I/O buffer with 54.59% output duty cycle," 2008 Inter. Symp. On VLSI Design, Automation and Test (2008 VLSI-DAT), pp. 93-96, Apr. 2008.
55	GN. Sung, CY. Juan, and CC. Wang, "Bus guardian design of automobile networking ECU nodes compliant with FlexRay standards," 2008 IEEE Inter. Symp. on Consumer Electronics (ISCE'2008), CD-ROM version, Apr. 2008.
56	CC. Wang, GN. Sung, and PC. Chen, "A transceiver design for ECU nodes in FlexRay-based automotive communication systems," 2008 IEEE Inter. Conf. on Consumer Electronics (ICCE'2008), paper 7.2-3, CD-ROM, Jan. 2008.
57	CC. Wang and CC. Huang, "A system prototype for portable wireless medical devices," 2008 IEEE Inter. Conf. on Consumer Electronics (ICCE'2008), (accepted, paper no. 1274, Sep. 2007), CD-ROM, pp. 2-27, Jan. 2008.
58	TJ. Lee, WC. Chang, and CC. Wang, "Mixed-voltage-tolerant I/O buffer using a clamping dynamic gate bias generator," IEEE TENCON 2007, CD-ROM, FrSC-O9.3, pp. 148, Oct. 2007.
59	TJ. Lee, CL. Lee, YJ. Ciou, CC. Huang, and CC. Wang, "C-less and R-less low-frequency ASK demodulator for wireless implantable devices," Inter. Symp. on Integrated Circuits 2007 (ISIC-2007), pp. 644-647, Sep. 2007.

60	JM. Huang, CL. Lee, JT. Chen, and CC. Wang, "A low power DDFS design with error compensation using a nonlinear digital-to-analog converter," Inter. Symp. on Integrated Circuits 2007 (ISIC-2007), pp. 604-607, Sep. 2007.
61	TJ. Lee, TY. Chang, and CC. Wang, "Mixed-voltage-tolerant I/O buffer design," Inter. Symp. on Integrated Circuits 2007 (ISIC-2007), pp. 596-599, Sep. 2007.
62	CC. Huang, GL. Jhuang, and CC. Wang, "A direct digital frequency synthesizer with CMOS OTP ROM," Inter. Symp. on Integrated Circuits 2007 (ISIC-2007), pp. 116-119, Sep. 2007.
63	CC. Wang, CC. Huang, JS. Liou, YJ. Ciou, IY. Huang, CP. Li, YC. Lee, and WJ. Wu, "An implantable long-term bladder urine pressure measurement system with a 1-atm canceling instrumentation amplifier," 2007 IEEE Inter. Symp. on Circuits and Systems (ISCAS 2007), pp. 2383-2386, May 2007.
64	CC. Wang, CC. Huang, JS. Liou, YJ. Ciou, IY. Huang, CP. Li, YC. Lee, and WJ. Wu, "An Implantable Long-term Bladder Urine Pressure Measurement System with a 1-atm Canceling Instrumentation Amplifier," 2007 IEEE Inter. Symp. on Circuits and Systems (ISCAS 2007), pp. 2383-2386, May 2007.
65	CC. Wang, GN. Sung, KW. Fang, and SL. Tseng, "A Low-power Sensorless Inverter Controller of Brushless DC Motors," 2007 IEEE Inter. Symp. on Circuits and Systems (ISCAS 2007), pp. 2435-2438, May 2007.
66	CC. Wang, MK. Chang, and TW. Cheng, "DVB-T receiver with a fully digital I/Q separator," 2007 IEEE Inter. Conf. on Consumer Electronics (ICCE 2007), CR-ROM, pp. 25, Jan. 2007.
67	CC. Wang, JM. Huang, LH. Lee, SH. Wang, and CP. Li, "A low-power 2.45 GHz ZigBee transceiver for wearable personal medical devices in WPAN," 2007 IEEE Inter. Conf. on Consumer Electronics (ICCE 2007), CR-ROM, pp. 111, Jan. 2007.
68	CC. Wang, GN. Sung, JY. Liao, J. Chang, and R. Hu, "Handheld DVB-T digital TV with an automatic antenna selection method for mobile reception," 2007 IEEE Inter. Conf. on Consumer Electronics (ICCE 2007), pp. 25, Jan. 2007.

69	CC. Wang, CC. Huang, JS. Liou, and KW. Fang, "A 140-dB CMRR Low-noise Instrumentation Amplifier for Neural Signal Sensing," 2006 IEEE Asia Pacific Conference on Circuits and Systems(APCCAS 2006), pp. 64, Dec. 2006.
70	CC. Wang, GN. Sung, MK. Chang, CL. Lee, CM. Wu, and JY. Chen, "A Low-power 4-T SAM Design for OFDM Demodulators in DVB Receivers," 2006 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2006), pp. 90, Dec. 2006.
71	CC. Wang, GN. Sung, MK. Chang, and YY. Shen, "Energy-Efficient Double-Edge Triggered Flip-Flop Design," 2006 IEEE Asia Pacific Conference on Circuits and Systems(APCCAS 2006), pp. 127, Dec. 2006.
72	CC. Wang, TJ. Lee, CC. Li, and R. Hu, "An All-MOS High Linearity Voltage-to-Frequency Converter Chip with 520 KHz/V Sensitivity," 2006 IEEE Asia Pacific Conference on Circuits and Systems(APCCAS 2006), pp. 39, Dec. 2006.
73	CC. Wang, JJ. J. Chen, CC. Huang, TJ. Lee, etc., "Ultra-low Power Implantable Neural Signal Interface," 2006 Inter. Symp. on Biomedical Engineering (2006 ISOBME),10163, Dec. 2006.
74	CC. Wang, CC. Huang, TJ. Lee, and U. F. Chio, "A Linear LDO Regulator with Modified NMCF Frequency Compensation Independent of Off-chip Capacitor and ESR," 2006 IEEE Asia Pacific Conference on Circuits and Systems(APCCAS 2006), pp. 75, Dec. 2006.
75	CC. Wang, CC. Huang, TJ. Lee, CM. Wu, GN. Song, KW. Fang, SL. Tseng, and JJ. Chen, "An Implantable SOC Chip for Micro-stimulating and Neural Signal Recording," 2006 IEEE Asia Pacific Conference on Circuits and Systems(APCCAS 2006), pp. 127, Dec. 2006.
76	CC. Wang, GN. Sung, and JH. Lin, "Codec design for variable-length to fixed-length data conversion for H.263," Proc. of 2006 IEEE Inter. Conf. on Intelligent Information Hiding and Multimedia Signal Processing (IIHMSP-2006), pp. 483-486, Dec. 2006.
77	CC. Wang, JM. Huang, and TY. Zhang, "10-Bit 30-MSample/s low power pipeline ADC for DVB-H receiver systems," 2006 Workshop on Consumer Electronics and Signal Processing (WCEsp 2006), pp. 36, Nov. 2006.
78	CC. Wang, GN. Sung, and JY. Liao, "Cost-effective residue amplifier design for sensorless BLDC motor control," 2006 Workshop on Consumer Electronics and Signal Processing (WCEsp 2006), pp. 42, Nov. 2006.

79	CC. Wang, CL. Lee, and WJ. Lin, "A 4-Kb Low Power 4-T SRAM Design with Negative Word-Line Gate Drive," 2006 IEEE Inter. Symp. on Circuits and Systems (ISCAS 2006), pp. 4127-4130, May 2006.
80	CC. Wang, JM. Huang, CY. Chang, KT. Cheng, and CP. Li, "A 6.57 mW ZigBee Transceiver for 868/915 MHz Band," 2006 IEEE Inter. Symp. on Circuits and Systems (ISCAS 2006), pp. 5195-5198, May 2006.
81	CC. Wang, JM. Huang, YM. Tseng, and CY. Chang, "A 0.18 μm CMOS prototype of COFDM demodulator for European DVB-T standard," 2006 International Symposium on VLSI Design, Automation & Test (VLSI-DAT), pp. 71-74, Apr. 2006.
82	CC. Wang and GN. Sung, "A Low-Power 2-Dimensional Bypassing Multiplier Using 0.35 um CMOS Technology," IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2006), pp. 405-408, Mar. 2006.
83	CC. Wang, JM. Huang, CY. Chang, and CP. Li, "868/915 MHz ZigBee Receiver for Personal Medical Assistance," 2006 Inter. Conf. on Consumer Electronics (ICCE 2006), pp. 461-462, Jan. 2006.
84	CC. Wang, H. K. Lo, SP. Lin, and R. Hu, "High-Sensitivity and High-Mobility Compact DVB-T Receiver for In-Car Entertainment," 2006 Inter. Conf. on Consumer Electronics (ICCE 2006), pp. 423-424, Jan. 2006.
85	CC. Wang, YL. Tseng, SF. Hong, and KT. Cheng, "10-bit 80 Msps ADC using closed-loop MDACs for DVB-T receivers," 2005 Inter. Symp. on Communications, S13-4, Nov. 2005.
86	CC. Wang, JM. Huang, and TK. Cheng, "A 9-bit 20-MSample/s pipeline ADC for NTSC video decoders," 2005 Inter. Symp. on Communications,P1-30, Nov. 2005.
87	CC. Wang, TJ. Lee, and SL. Tseng, "A low-power all-digital phase-locked loop using binary frequency searching," 2005 Inter. Symp. on Communications,S13-1, Nov. 2005.
88	CC. Wang, JM. Huang, and KT. Cheng, "Low-Power 5-bit 2.4 MS/s successive approximation ADC for ZigBee Receiver using 868/915 MHz Band," 2005 Workshop on Consumer Electronics and Signal Processing, (WCEsp 2005), pp. 108, Nov. 2005.

89	CC. Wang and GN. Sung, "A Power-Aware 8×8 Multiplier Using 2-Dimensional Bypassing Method," 2005 Workshop on Consumer Electronics and Signal Processing, (WCEsp 2005), Nov. 2005.
90	CC. Wang, CL. Lee, and YS. Chang, "Low power CMOS output cell design with spike filtering for baseband digital signal processing," 2005 Inter. Symp. on Communications, S6-1, Nov. 2005.
91	CC. Wang, YL. Tseng, and YS. Chang, "A 19-T full adder with high impedance circuits and conflict circuits for mobile devices' controllers," 2005 Inter. Symp. on Communications, S2-6, Nov. 2005.
92	CC. Wang, JM. Huang, and YM. Tseng, "Low-power bus driver design based on a charge recycle technique," 2005 The 16th VLSI Design/CAD Symposium, P1-8, Aug. 2005.
93	CC. Wang, TJ. Lee, and KW. Fang, "Dual-OPA coil driver for heat dissipation of SOC's," 2005 The 16th VLSI Design/CAD Symposium,P1-1, Aug. 2005.
94	CC. Wang, CL. Lee, and TW. Cheng, "A low power high-speed 8-bit pipelining CLA Design using dual threshold voltage domino logic," 2005 The 16th VLSI Design/CAD Symposium,P1-34, Aug. 2005.
95	CC. Wang, CL. Lee, and CC. Hung, "A CMOS IF-band mixed-signal converter design for DVB-T receivers," 2005 The 16th VLSI Design/CAD Symposium, P2-31, Aug. 2005.
96	CC. Wang, CL. Lee, LP. Lin, and YL. Tseng, "Wideband 70dB CMOS digital variable gain amplifier design for DVB-T receiver's AGC," 2005 IEEE Symp. on Circuits and Systems (ISCAS 2005), pp. 356-359, May 2005.
97	CC. Wang and CC. Huang, "A 38-dB stopband attenuation and 120-dB CMRR small-area LNA for neural signal sensing and recording," Inter. Conf. on Systems and Signals (ICSS 2005), pp. 1515-1519, Apr. 2005.
98	CC. Wang and TJ. Lee, "An 80 MHz PLL chip with supply noise rejection using separate regulators," Inter. Conf. on Systems and Signals (ICSS 2005), pp. 973-976, Apr. 2005.

99	CC. Wang, JM. Huang, and LP. Lin, "A low-jitter 80 MHz PLL for DVB-T receivers," Inter. Conf. on Systems and Signals (ICSS 2005), pp. 990-993, Apr. 2005.
100	CC. Wang, CL. Lee, and CC. Hung, "A Gm-C anti-aliasing filter design with digitally tunable bandwidth for DVB-T receivers," Inter. Conf. on Systems and Signals (ICSS 2005), pp. 985-989, Apr. 2005.
101	CC. Wang, JM. Huang, and HC. Cheng, "2K/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers," 2005 Inter. Conf. on Consumer Electronics (ICCE 2005),4.1-2, Jan. 2005.
102	CC. Wang, CL. Lee, and MK. Chang, "Low-cost video decoder with 2D2L comb filter for NTSC digital TVs," 2005 Inter. Conf. on Consumer Electronics (ICCE 2005),6.4-10, Jan. 2005.
103	CC. Wang, TJ. Lee, CC. Hung, and R. Hu, "High-PSR NTSC Video Sync Separator," 2004 IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS 2004),6C.2, pp. 75, Dec. 2004.
104	 CC. Wang, CL. Lee, and PL. Liu, "Power-Aware Design of An 8-Bit Pipelining Asynchronous ANT-based CLA Using Data Transition Detection," 2004 IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS 2004),1B.3, pp. 23, Dec. 2004.
105	CC. Wang, CL. Lee, CY. Hsiao, and JF. Huang, "Clock recovery and data recovery design for LVDS transceiver used in LCD panels," 2004 IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS 2004),P3.11, pp. 82, Dec. 2004.
106	CC. Wang and JM. Huang, "1.0 Gbps LVDS transceiver design using a common mode DC biasing," 2004 The 15th VLSI Design/CAD Symposium,B3-1, pp. 14, Aug. 2004.
107	CC. Wang, JM. Huang, and HC. Cheng, "A 2K/8K Dual-Mode FFT Processor for OFDM of DVB-T Receivers," 2004 The 15th VLSI Design/CAD Symposium,P1-16, pp. 22, Aug. 2004.
108	CC. Wang, YH. Hsueh, YT. Hsiao, U Fat Chio, CC. Huang, and PL. Liu, "An Implantable Neural Interface Micro-stimulator Chip with External Controllability," 2004 The Fourth IEEE Asia-Pacific Conference on Advanced System Integrated Circuits (AP-ASIC 2004), pp. 356-359, Aug. 2004.

CC. Wang, JM. Huang, and JF. Huang, "1.0 Gbps LVDS transceiver design for LCD panels," 2004 The Fourth IEEE Asia-Pacific Conference on Advanced System Integrated Circuits (AP-ASIC 2004), pp. 236-239, Aug. 2004.
CC. Wang, CL. Lee, CY. Hsiao, and JF. Huang, "Clock recovery and data recovery design for LVDS transceiver used in LCD panels," 2004 2nd Northeast Workshop on Circuits and Systems (NEWCAS 2004), pp. 185-188, Jun. 2004.
CC. Wang, CL. Lee, and PL. Liu, "Power-aware pipelining design of an 8-bit CLA using PLA-styled all-N-transistor logic," 2004 2nd Northeast Workshop on Circuits and Systems (NEWCAS 2004), pp. 149-152, Jun. 2004.
CC. Wang, YL. Tseng, TJ. Lee, and R. Hu, "High-PSR bias circuitry for NTSC sync separation," 2004 Inter. Symp. on Circuits and Systems (ISCAS "04), Vol. 1, pp. 329-332, May 2004.
CC. Wang, YH. Hseuh, SF. Hong, and RS. Kao, "A phase-adjustable negative phase shifter using a single-shot locking method," 2004 Inter. Symp. on Circuits and Systems (ISCAS "04), Vol. 2, pp. 933-936, May 2004.
CC. Wang, YH. Hseuh, U. F. Chio, and YT. Hsiao, "A C-less ASK demodulator for implantable neural interfacing chips," 2004 Inter. Symp. on Circuits and Systems (ISCAS "04), Vol. 4, pp. 57-60, May 2004.
CC. Wang, YH. Hsueh, YT. Hsiao, and U. F. Chio, "Baseband Design of a Wireless Transceiver for Implantable Neural Interface," 2003 Inter. Symp. on Communications, pp. 69, Dec. 2003.
CC. Wang, YL. Tseng, TH. Chen, and R. Hu, "Dual-Polarity High Voltage Generator Design for Non-Volatile Memories," 2003 10th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2003), pp. 248-251, Dec. 2003.
CC. Wang, YL. Tseng, and CC. Chen, "Codec Design for Variable-Length to Fixed-Length Data Compression by Using Mutli-Symbol Encoding," 2003 Inter. Conf. on Informatics, Cybernetics and Systems (ICICS 2003), pp. 351, Dec. 2003.
CC. Wang, YH. Hsueh, TW. Kuo, and R. Hu, "A Boosted Wordline Voltage Generator for Low-Voltage Memories," 2003 10th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2003), pp. 806-809, Dec. 2003.

CC. Wang, YL. Tseng, CC. Chen, and CS. Chen, "Low-cost NTSC Digital Video Decoder Using 4θ-based DDFS," 2003 Workshop on Consumer Electronics (WCE2003), pp. 41, Nov. 2003.
CC. Wang, YL. Tseng, TJ. Lee, and R. Hu, "Low-Variation 1.0 MHz Clock Generator with Temperature Compensation Bias," 2003 Workshop on Consumer Electronics (WCE2003), pp. 133, Nov. 2003.
CC. Wang, YL. Tseng, CC. Li, and R. Hu, "58 MHz/V sensitivity CMOS voltage-to-frequency converter using a current-mode voltage window comparator," 2003 The 14th VLSI Design/CAD Symposium,C2-7, pp. 32, Aug. 2003.
 CC. Wang, YL. Tseng, WJ. Lin, and R. Hu, "A phase-adjustable ROM-less direct digital frequency synthesizer with 41.66 MHz output frequency," 2003 The 14th VLSI Design/CAD Symposium,C3-8, pp. 50, Aug. 2003.
CC. Wang, YL. Tseng, CC. Li, and R. Hu, "A 1.26ns access time current-mode sense amplifier design for SRAMs," 2003 The 14th VLSI Design/CAD Symposium,C3-6, pp. 36, Aug. 2003.
CC. Wang, YL. Tseng, CS. Chen, and R. Hu, "38.9 μW/MHz small-area digital I/O cell," 2003 The 14th VLSI Design/CAD Symposium,C4-7, pp. 66, Aug. 2003.
CC. Wang, TH. Chen, and R. Hu, "A 4-Kb 667-MHz CMOS SRAM using dynamic threshold voltage wordline transistors," 2003 Southwest Symp. on Mixed-Signal Design (SSMSD 2003), pp. 90-93, Feb. 2003.
CC. Wang, YL. Tseng, HC. Cheng, and R. Hu, "Switched-Current 3-bit CMOS Wideband Random Signal Generator," 2003 Southwest Symp. on Mixed-Signal Design (SSMSD 2003), pp. 186-189, Feb. 2003.
CC. Wang, HC. She, and R. Hu, "A ROM-less direct digital frequency synthesizer by using trigonometric quadruple angle formula," 9th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2002), pp. 65-68, Sep. 2002.
CC. Wang, PM. Lee, and KL. Chen, "6-T SRAM using dual threshold voltage transistors and low-power quenchers," 9th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2002), pp. 827-830, Sep. 2002.

129	CC. Wang, HC. She, and R. Hu, "A 1.2 GHz programmable DLL-based frequency multiplier for wireless applications," 9th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2002), pp. 69-72, Sep. 2002.
130	CC. Wang, HY. Leo, and R. Hu, "A 4-Kb 500-MHz 4-T CMOS SRAM using low-VTHN bitline drivers and high-VTHP latches," The third 2002 IEEE Asia-Pacific Conference on ASICs (AP-ASIC 2002), pp. 49-52, Aug. 2002.
131	CC. Wang and HC. Cheng, "A power-efficient clamping circuit for charge pumps used in low voltage memories," 2002 The 13th VLSI Design/CAD Symposium, pp. 80, Aug. 2002.
132	CC. Wang, YH. Hseuh, CS. Chen, and JF. Huang, "A low-cost plasma display panel data dispatcher for image enhancement," 2002 IEEE Inter. Conf. on Consumer Electronics (ICCE 2002), pp. 4-5, Jun. 2002.
133	CC. Wang, YH. Hsueh, and YW. Chen, "A 6.4 Gbps FIFO Design for 8-32 two-way Data Exchange Bus," 2002 Inter. Symp. on Circuits and Systems (ISCAS 2002), Vol. 2, pp. 772-775, May 2002.
134	CC. Wang, YL. Tseng, YP. Chen, and CJ. Huang, "A fast inner product processor implementation for multi-valued exponential bidirectional associative memories," 2002 Inter. Symp. on Circuits and Systems (ISCAS 2002), Vol. 2, pp. 113-116, May 2002.
135	CC. Wang and YW. Chen, "An FIFO memory design for 8-to-32 data exchange bus," 2001 National Computer Symposium (NCS 2001) - Computer Architecture & Parallel Systems, pp. C085-094, Dec. 2001.
136	CC. Wang, YL. Tseng, and CW. Chen, "Robust reference clock generator design for DDR synchronous devices," 2001 National Computer Symposium (NCS 2001) - Computer Architecture & Parallel Systems, pp. C069-076, Dec. 2001.
137	CC. Wang, PM. Lee, and YA. Huang, "4x8 keypad scanner with RC5 protocol for wireless handsets," 2001 The Third International Conference on Information, Communications and Signal Processing (ICICS 2001),1C2.5, pp. 27, Oct. 2001.
138	CC. Wang, RS. Kao, PM. Lee, and YL. Huang, "A realized SONY PS2 1-to-4 joystick multiplexer interface," The 5th World Multiconference on Circuits, Systems, Communications & Computers (CSCC2001), Part 1: Signal Processing, pp. 151-155, Sep. 2001.

139	CC. Wang, CC. Chiu, and YT. Chien, "Fast half-swing inter-plane circuits for clocked NOR-NOR PLAs," 2001 International IEEE Conference on Electronics, Circuits, and Systems (ICECS2001), Vol. 1, pp. 233-236, Sep. 2001.
140	CC. Wang, YH. Hsueh, CW. Chen, JJ. Wang, and R. Hu, "A cost-effective 8051-based Chinese voice dialer for DECT handsets," 2001 9th Inter. Symp. on Integrated Circuits, Devices & Systems (ISIC-2001), pp. 378-381, Sep. 2001.
141	CC. Wang, CW. Chen, and YL. Huang, "VLSI circuit design of 16-Mbps IrDA VFIR transceivers," 2001 9th Inter. Symp. on Integrated Circuits, Devices & Systems (ISIC-2001), pp. 374-377, Sep. 2001.
142	CC. Wang, YL. Tseng, and RS. Kao, "A 1.0 GHz clock generator design with a negative delay using a single-shot locking method," 2001 International IEEE Conference on Electronics, Circuits, and Systems (ICECS2001), Vol. 3, pp. 1123-1126, Sep. 2001.
143	CC. Wang, YH. Hsueh, and YP. Chen, "An area-saving 3-dimensional decoder structure for ROMs," 2001 International IEEE Conference on Electronics, Circuits, and Systems (ICECS2001), Vol. 2, pp. 573-576, Sep. 2001.
144	CC. Wang, PM. Lee, JJ. Wang, and CJ. Huang, "Design of a cycle-efficient 64b/32b integer divider using a table-sharing method," 2001 International IEEE Conference on Electronics, Circuits, and Systems (ICECS2001), Vol. 2, pp. 921-924, Sep. 2001.
145	CC. Wang and CC. Chiu, "A 4Kb DRAM using temperature-insensitive self-recharging circuitry," 2001 The 12th VLSI Design/CAD Symposium,C3-6, pp. 63, Aug. 2001.
146	CC. Wang and JJ. Wang, "Address transition detector with high noise immunity," 2001 The 12th VLSI Design/CAD Symposium,C3-3, pp. 62, Aug. 2001.
147	CC. Wang, PM. Lee, RC. Lee, and CT. Huang, "A 1.25 GHz 32-bit tree-structured carry lookahead adder," 2001 IEEE Inter. Symp. on Circuits and Systems (ISCAS 2001), Vol. 4, pp. 80-83, May 2001.
148	CC. Wang, RS. Kao, and YL. Huang, "100 Mbps ethernet network interface control IC," 2000 National Symposium on Telecommunications, Vol. 1, pp. 1-390-395, Dec. 2000.

149	CC. Wang, PM. Lee, CJ. Huang, and RC. Lee, "A 1.25 GHz 8-bit tree-structured carry lookahead adder," Workshop on Computer Architecture of 2000 International Computer Symposium (ICS 2000), pp. 107-113, Dec. 2000.
150	CC. Wang, YH. Hsueh, and SK. Huang, "A low-power and area-saving 8-bit analog-to-digital converter using a binary searching method," 2000 Symp. on Computer and Communication (SCC 2000), pp. 4B-1-4, Oct. 2000.
151	CC. Wang, YH. Hsueh, YL. Tseng, and SK. Huang, "FPGA-based system prototyping for smart battery management of mobile handsets," 11th VLSI Design/CAD Symposium, pp. 113-116, Aug. 2000.
152	CC Wang and CF. Tsai, "A novel neural architecture with high storage capacity," IEEE-INNS-ENNS Inter. Joint Conf. on Neural Networks 2000 (IJCNN 2000), Vol. 5, pp. 617-621, Jul. 2000.
153	CC. Wang, HL. Wu, and SK. Huang, "A fast tagged sorter used in 100/10 Mbps routers," 2000 IEEE Inter. Conf. on Consumer Electronics (ICCE 2000), pp. 376-377, Jun. 2000.
154	CC. Wang, PM. Lee, and CJ. Huang, "Improved Design of C2PL 3-2 compressors with less transistor count," 2000 IEEE Inter. Symp. on Circuits and Systems (ISCAS 2000), Vol. 4, pp. 61-64, May 2000.
155	CC. Wang, YT. Chien, and YP. Chen, "Design of an inter-plane circuit for clocked PLAs," 2000 IEEE Inter. Symp. on Circuits and Systems (ISCAS 2000), Vol. 4, pp. 281-284, May 2000.
156	CC. Wang, HL. Wu, and CF. Wu, "A fast dynamic 64-bit comparator with small transistor count," 2000 IEEE Inter. Symp. on Circuits and Systems (ISCAS 2000), Vol. 5, pp. 545-548, May 2000.
157	CC. Wang and CF. Tsai, "A neural network processing model for address learning and recognition," 2nd International Conference on Information, Communications & Signal Processing (ICICS '99),396, Dec. 1999.
158	CC. Wang, YH. Hsueh, YL. Tseng, SK. Huang, and SF. Hsiao, "Universal current integration module IC design for smart battery management of mobile handsets," 1999 National Computer Sumposium (NCS '99), Vol. 1, pp. A525-531, Dec. 1999.

159	CC. Wang and CF. Tsai, "The industrial application of optical character recognition using PBHAN," Inter. Symp. on Multimedia Information Processing (ISMIP '99), pp. 289-296, Dec. 1999.
160	CC. Wang, HL. Wu, and SK. Huang, "A distributed neural-net training strategy for recognition of Chinese numbers used in the voice dialer of mobile handsets," 1999 National Computer Sumposium (NCS '99), Vol. 2, pp. B197-200, Dec. 1999.
161	CC. Wang, CJ. Huang, and YH. Hsueh, "A design of a bipolar-valued inner product processor for speech processing," 1999 International Symposium on Communications (ISCOM '99), pp. 135-139, Nov. 1999.
162	CC. Wang, CJ. Huang, HL. Wu, and HM. Yang, "Hardware realization of a bit-serial 16-bit multiplier using low-power high-speed FPGA logic module for DSP applications," 1999 International Symposium on Communications (ISCOM '99), pp. 544-546, Nov. 1999.
163	CC. Wang, SH. Chen, SF. Hsaio, and CL. Wu, "Design and Verification of Four Non-Homogeneous ALUs for 8-Issue 64-Bit x86-Compatible Superscaler Microprocessors," 1999 The 6th IEEE Inter. Conf. on Electronics, Circuits and Systems (ICECS '99), Vol. 3, pp. 1217-1220, Sep. 1999.
164	CC. Wang, CF. Wu, SH. Chen, and CH. Kao, "A real chip used in low-cost testing modules for liquid crystal display drivers," 8th International Symposium on Integrated Circuits, Devices, & Systems (ISIC-99), Singapore, pp. 479-482, Sep. 1999.
165	CC. Wang, CJ. Huang, and PM. Lee, "A comparison of two alternative architectures of digital ratioed compressor design for inner product processing," 1999 Inter. Symp. on Circuits & Systems (ISCAS '99), Vol. 1, pp. 161-164, Jun. 1999.
166	CC. Wang, YT. Chien, and YP. Chen, "A practical load-optimized VCO design for low-jitter 5V 500 MHz digital phase-locked loop," 1999 Inter. Symp. on Circuits & Systems (ISCAS '99), Vol. 2, pp. 528-531, Jun. 1999.
167	CC. Wang, CJ. Huang, GC. Lin, and CF. Wu, "A chip design of radix-4/2 64b/32b signed and usigned integer divider using COMPASS cell library," 1999 Inter. Symp. on Circuits & Systems (ISCAS '99), Vol. 1, pp. 439-442, Jun. 1999.
168	CC. Wang and CF. Tsai, "Theoretical expectation value of the capacity of fuzzy polynomial bidirectional hetero-correlator," 1999 Inter. Symp. on Circuits & Systems (ISCAS '99), Vol. 5, pp. 583-586, Jun. 1999.

169	CC. Wang, YT. Chien, and YP. Chen, "Power-saving fast half-swing inter-plane circuit for clocked PLAs," 1999 Symposium of Microprocessors Design, pp. 141-148, May 1999.
170	CC. Wang, IY. Chang, and CF. Wu, "Cell-based implementation of a mixed-radix-8/4/2 64b/32b signed integer divider using COMPASS cell library," 1999 Symposium of Microprocessors Design, pp. 124-131, May 1999.
171	CF. Tsai and CC. Wang, "Computer assisted learning system - the architecture of WWW software for multimedia computer assembly," The 8th International Conference on Computer-Aided Instruction, pp. 10-17, Mar. 1999.
172	CF. Tsai and CC. Wang, "Construction of a secure of web database using active server pages technology," Cross-Century Worldwide Academic Conference, pp. 267-274, Mar. 1999.
173	CC. Wang, CJ. Huang, and SH. Chen, "An image processing appraoch for wafer scratch identification," 1998 Inter. Computer Symp. (ICS '98) Workshop on Image Processing and Character Recognition, Tainan, Taiwan, pp. 201-205, Dec. 1998.
174	CC. Wang, CJ. Huang, and PM. Lee, "A study for carru propagation delay of digital ratioed compressors," 1998 Inter. Computer Symp. (ICS '98) Workshop on Computer Architecture, Tainan, Taiwan, pp. 30-36, Dec. 1998.
175	CC. Wang and CF. Tsai, "Fuzzy data recall using polynomial bidirectional hetero-correlator," 1998 Inter. Conf. on Systems, Men, and Cybernetics, pp. 1940-1945, Oct. 1998.
176	CC. Wang and YL. Tseng, "A quadrature decoder/counter interface IC for AC inductor motor server control," The 9th VLSI Design/CAD Symposium, pp. 281-284, Aug. 1998.
177	CC. Wang and KC. Tsai, "VLSI design of A 1.0 GHz 0.6-µm 8-Bit CLA using PLA-styled all-N-transistor Logic," 1998 IEEE Inter. Symp. on Circuits & Systems (ISCAS '98), Vol. 2, pp. 236-239, Jun. 1998.
178	CF. Wu, CC. Wang, RT. Hwang, and CH. Kao, "Design of single-ended SRAM with high test coverage and short test time," 1998 IEEE Inter. Symp. on Circuits & Systems (ISCAS '98), Vol. 2, pp. 292-295, Jun. 1998.

179	CF. Wu, CC. Wang, YL. Tseng, and CH. Kao, "Design of fast dynamic CMOS comparators with fewer transistor count," 1998 Inter. Conf. on Computer Systems Technology for Industrial Applications - Chip Technology, pp. 167-173, Apr. 1998.
180	CC. Wang, CF. Wu, RT. Hwang, and CH. Kao, "A low-power and high-speed dynmaic PLA circuit configurationfor single-clock CMOS," 1997 National Computer Symposium (NCS '97), Vol. 2, pp. C57-62, Dec. 1997.
181	CC. Wang and GC. Lin, "VLSI implemnetation of a word-slice pipelined maximum selector for priority queues," 1997 Inter. Symp. On Communications (ISCOM '97), pp. 409-412, Dec. 1997.
182	CF. Wu, CC. Wang, RT. Hwang, and CH. Kao, "IDDQ testable configuration for PLAs by transformation into inverters," 7th Inter. Symp. On IC Technology, Systems, & Applications (ISIC-97), Singapore, pp. 398-401, Sep. 1997.
183	CC. Wang andf HM. Yang, "A low-power high-speed FPGA logic module for DSP-specific applications' design," The 8th VLSI Design/CAD Symposium, pp. 325-328, Aug. 1997.
184	CC. Wang and KC. Tsai, "A 1.0 GHz 64-bit parallel comparator using two-phase clocking ANT dynamic logic," The 8th VLSI Design/CAD Symposium, pp. 149-152, Aug. 1997.
185	CC. Wang and CP. Kwan, "Low power technology mapping by hiding high-transition paths in invisible edges for LUT-based FPGAs," 1997 IEEE Inter. Symp. On Ciercuits & Systems (ISCAS '97), Hong Kong, Vol. 3, pp. 1536-1539, Jul. 1997.
186	CC. Wang and CF. Huang, "A study for swtich count reduction of FPGA by doubling flexibility of logic block," The 7th VLSI Design/CAD Symposium, pp. 211-214, Aug. 1996.
187	CC. Wang and YC. Chen, "Hardware realization of multi-valued exponential bidirectional associative memory using current-mode circuits," 1996 IEEE Inter. Symp. on Circuits & Systems, Vol. 3, pp. 503-506, May 1996.
188	CC. Wang and YC. Chen, "VLSI implementation of multi-valued exponential bidirectional associative memory using current-mode circuits," National Computer Symposium 1995, pp. 114-121, Dec. 1995.

189	CC. Wang and MD. Jeng, "Power estimation of internal nodes for finite state machine using Gray code encoding in state assignment," National Computer Symposium 1995, pp. 842-949, Dec. 1995.
190	CC. Wang and IH. Horng, "Realization of bidirectional associative memory using a pseudo-parallel searching approach," 1995 IEEE International Conference on Neural Networks, Vol. 3, pp. 1502-1507, Dec. 1995.
191	CC. Wang and YC. Chen, "Realization of asymptotically stable multi-valued exponential bidirectional associative memory by current-mode VLSI circuit," 1995 International Symposium on Articial Neural Networks, pp. F2-13-18, Dec. 1995.
192	CC. Wang and CL. Fan, "Digital design of discrete exponential bidirectional associative memory," 1995 IEEE International Conference on Neural Networks, Vol. 4, pp. 2031-2036, Dec. 1995.
193	CC. Wang and MD. Jeng, "Power reduction for finite state machine by using Gray code encoding in state assignment," The First Symposium on Computer and Communication Technology, pp. 154-158, Oct. 1995.
194	CC. Wang and YC. Chen, "Current-mode implementation of asymptotically stable multi-valued exponential bidirectional associative memory," The First Symposium on Computer and Communication Technology, pp. 143-148, Oct. 1995.
195	CC. W ang and YL. Fan, "Low-power state assignment by greedy state pair grouping," The 6th VLSI Design/CAD Symposium, pp. 298-301, Aug. 1995.
196	CC. Wang and MD. Jeng, "Transition reduction for finite state machine using modified Huffman encoding algorithm," The 6th VLSI Design/CAD Symposium, pp. 294-297, Aug. 1995.
197	CC. Wang and JM. Wu, "Analysis and current-mode implementation of asymptotically stable exponential bidirectional associative memory," 1995 IEEE Inter. Sym. on Circuits & Systems (ISCAS '95), pp. 421-424, May 1995.
198	CC. Wang and IH. Horng, "Digital bidirectional associative memory using a pseudo-parallel searching approach," Proc. of 1995 Workshop on Computer Applications, Taichung, pp. 70-74, Apr. 1995.

199	CC. Wang and CL. Fan, "Digital realization of exponential bidirectional associative memory with dynamic storage," Proc. of 1995 Workshop on Computer Applications, Taichung, pp. 85-89, Apr. 1995.
200	CC. Wang, SM. Hwang, and JP. Lee, "The asymptotical stability of multi-level discrete exponential bidirectional associative memory," 1994 Inter. Computer Symposium, Hsin-Chu, pp. 302-307, Dec. 1994.
201	CC. Wang, SM. Hwang, and JP. Lee, "The absolute lowbound of the radix of multi-level discrete exponential bidirectional associative memories," Inter. Neural Networks Conf., Tai-Nan, pp. 1104-1107, Dec. 1994.
202	CC. Wang and JP. Lee, "The absolute lowbound for the radix of exponential bidirectional associative memory," Joint Conf. on Information Sciences '94, Pinehurst, North Carolina, Nov. 1994.
203	CC. Wang and CR. Tsai, "Data compression by the recursive algorithm of exponential bidirectional associative memory," Inter. Conf. on Neural Information Processing '94 - Seoul, Seoul, Korea, Oct. 1994.
204	CC. Wang and JP. Lee, "Searching algorithms of the optimal radix of exponential bidirectional associative memory," IEEE Inter. Conf. on Neur al Netowrks, Orlando, Florida, pp. 1137-1142, Jun. 1994.
205	CC. Wang and CR. Tsai, "An analysis of practical capacity of exponential bidirectional associative memory," IEEE Inter. Conf. on Neural Netowrks, Orlando, Florida, pp. 1074-1079, Jun. 1994.
206	CC. Wang and JP. Lee, "The decision making rule of multiple exponential bidirectional associative memories," Inter. Joint Conf. on Neural Networks, Nagoya, Japan, pp. 2678-2681, Oct. 1993.
207	CC. Wang and HS. Don, "Measurement for fuzzy conditioning," The First National Symposium on Fuzzy Set Theory & Applications, Hsin-Chu, Taiwan, pp. 482-486, Jun. 1993.
208	TS. Horng, CC. Wang, and N. G. Alexopoulos, "Microstrip circuit design using neural networks," IEEE MTT-S International Microwave Symposium, 1993, pp. 413-416, Jun. 1993.

209	CC. Wang and HS. Don, "A modified measure for fuzzy subsethood," Inter. Conf. on Fuzzy Theory & Technology, Jan. 1993.
210	CC. Wang and HS. Don, "A centralized multi-BAM network for thinking behaviors of the evidential reasoning," The Fifth Irish Conference on Articial Intelligence and Cognitive Science (AICS '92), Limerick, Ireland, Sep. 1992.
211	CC. Wang and HS. Don, "High-capacity discrete exponential BAM," Inter. Joint Conf. on Neural Networks, Baltimore, Maryland, Vol. 2, pp. 178-183, Jun. 1992.
212	CC. Wang and HS. Don, "A continuous belief function model for evidential reasoning," Canadian Articial Intelligence Conf., AI '92, Vancouver, British Columbia, Canada, May 1992.
213	CC. Wang and HS. Don, "Robust measures for fuzzy entropy and fuzzy conditioning," Data Compression Conference '92, Mar. 1992.
214	CC. Wang and HS. Don, "Evidential reasoning using neural networks," Inter. Joint Conf. on Neural Networks, pp. 497-502, Nov. 1991.
215	CC. Wang and HS. Don, "A geometrical approach to evidential reasoning," IEEE Int. Conf. Systems, Man, and Cybernetics, Charlottesville, Virginia, Oct. 1991.
216	CC. Wang and HS. Don, "A new approach to evidential reasoning by a potential model," Proc. ISMM Int. Conf. Computer Applications in Design, Simulation and Analysis, Las Vegas, pp. 192-195, Mar. 1991.

專書

編號	著作名稱
1	王駿發,王朝欽,李聰,李昆忠,黃穎聰,董蘭榮,謝明得, "系統單晶片概論 SOC-第七章: SOC 系統混合訊號設計," McGraw-Hill Companies, Inc., Jan. 2006.
2	 CC. Wang, RS. Kao, PM. Lee, and YL. Huang, "A realized SONY PS2 1-to-4 joystick multiplexer interface," edited by G. Antoniou, N. Mastorakis, O. Panfilov, Reading : Electrical and Computer Engineering Series, Part 1 : Signal Processing, pp. 151-155, Sep. 2001.
3	CC. Wang, "硬體描述語言,"課程及實驗講義,教育部 VLSI系統與設計教育改進計劃,1999.
4	CC. Wang, "超大型積體電路設計,"課程及實驗講義,教育部 VLSI系統與設計教育改進計劃,1998.
5	CC. Wang, "高等 VLSI 設計,"課程講義,教育部計算機系統教育改進計劃,1995.
6	CC. Wang, "超大型積體電路設計,"課程講義,教育部計算機系統教育改進計劃,1994.
7	CC. Wang, "Heuristic modeling and learning for evidential reasoning," Ph. D. Thesis, 1992.